Abstract—A case study in applying modern FPGAs as a platform to accelerate intelligent vision-guided crop detection in agricultural field robots is presented. A state-of-the-art YOLOv3 object detection neural network was adapted to detect broccoli and cauliflower in image dataset obtained from autonomous agricultural robots. A baseline floating point implementation achieved 96% mAP, and an efficient, quantized implementation suitable for FPGA implementation achieved 92% mAP. The proposed FPGA solution achieved 136.86 ms inference latency while consuming 12.43 W in a low latency setup, and 28.48 frames per second while consuming 17.78 W in a high throughput setup. Compared to an embedded GPU implementation of the same task, the FPGA solution is 4.12 times more power-efficient and offers 6.85 times higher throughput, translating to faster and longer operation of a battery-powered field robot.

I. INTRODUCTION

Machine learning approach based on imaging techniques have been widely adopted in modern agriculture for tasks ranging from crop detection to soil management [1]. Many of these data analytic tasks are computationally demanding. In applications where data can be processed offline with no real-time constraints, such computational needs can be met with reasonably high performance computing systems, either on-site or in the cloud with acceleration using GPUs or FPGAs. However, in real-time and mobile applications, such as when used in autonomous field robots that must cover large areas between each recharge, in-situ, high-performance but energy-efficient embedded computing platforms that are also robust and easy-to-program can improve utility.

In this work, a case study of accelerating real-time vision-based crop detection with modern integrated FPGA for use in autonomous field robot is presented. The state-of-the-art YOLOv3 [2] neural network was modified and retrained to identify broccoli and cauliflower in raw images taken from a field robot that surveyed a growing field over a course of 10 weeks. Despite varying lighting conditions and growth stages of the crops, the retrained neural network was capable of detecting and classifying the 2 crops with high accuracy.

For deployment in autonomous field robots with real-time requirements, inference of the retrained neural network was accelerated with an FPGA MPSoC. While researchers have previously demonstrated a hand-optimized binarized YOLOv2 inference accelerated with FPGA [3], we chose instead to implement our neural network using the vendor-provided high-level compilation framework DNNDK [4]. The use of high-level compilation framework allows rapid prototyping and deployment of deep neural network on FPGAs, which is a necessary workflow for multidisciplinary research teams in precision agriculture where not all members can be FPGA hardware design expert.

We also implemented the same network on an embedded GPU platform, which similarly provided high-performance neural network inference with easy to program interfaces. Both platforms were fabricated with 16 nm technologies and were both tightly integrated to a host ARM processor. A comparison of their throughput, power consumption, energy efficiency, and development effort is presented.

II. RELATED WORK

Computer vision has long been utilized in industrialized agriculture for tasks ranging from navigation in the field [5], [6] to real-time crop detection [7] and weed detection. Recently, there is an increasing interest in leveraging modern machine learning algorithms to prepare these tasks to the next generation [1]. For instances, a custom convolutional neural network (CNN) was developed in [8] to classify carrot in field images after a custom segmentation preprocessing step. Using a custom encoder-decoder neural architecture, researchers have also demonstrated real-time performance in pixel-wise semantic segmentation for isolating weed from crops [9]. Similarly, a custom CNN was designed to classify weeds in segmented images for robot control in [10]. In all of the above cases, in order to maintain real-time performance, GPU has been employed as computer accelerators.

On the other hand, with the promise of superior power-efficiency, numerous researchers have turned to the use of FPGA to accelerate deep machine learning inference using FPGA both in large-scale datacenters and in high-performance embedded systems [11]. In the area of precision agriculture, Lammie et al. have recently performed an extensive comparison and demonstrated the benefit of accelerating a weed classification task using FPGAs for power-efficiency [12].

In this work, we similarly explore the use of FPGA for real-time crop detection in autonomous field robots. We focus particularly on high-performance embedded systems with a goal to improve power-efficiency of the system while maintaining real-time performance.
the final predicted bounding boxes. To adapt to our object detection task, we shrink the number of detection classes from the original 20 down to 7, corresponding to the 2 crops and the 5 calibration panels. As shown in Figure 1, the output of the detection block (layer 81, 93 and 105) have the dimension of $N \times N \times 36$, containing 3 bounding box predictions, each with 1 objectness score, 4 parameters for bounding box coordinates and 7 class confidence.

C. System Configuration

Our hardware prototype was based on the Xilinx ZCU102 development board, featuring a Zynq UltraScale+ XCZU9EG-2FFVB1156 MPSoC [15]. The chip combined a quad-core ARM Cortex-A53 processor system (PS) with user program-ming logic (PL). The task of neural network inference was offloaded to the PL, while the image pre- and post-processing were performed on the ARM cores. Three (3) deep learning processing units (DPUs) from the vendor (Xilinx, V1.4.0) with the B4096 architecture running at 325 MHz were configured in the PL under the control of the PS (Figure 2).

The neural network inference accelerator was developed using the DNNDK framework [4] based on our modified YOLOv3 network. The original dataset was split into a training set with 739 images and a validation set with 509 images. Using the Darknet framework [16], the YOLOv3 network was re-trained using pre-trained weight on the PASCAL VOC dataset [17]. During the transfer learning phase, we initialized the feature extractor (top half in Figure 1) with the weights from the aforementioned model, and randomly initialized the classification layers (lower half in Figure 1), which were shrunk down to 36 filters. The input filter size of the YOLOv3 filter was kept at $416 \times 416$.

The trained network with floating-point (fp32) weights was then converted and quantized to 8-bit integers (int8) for FPGA implementation. It was accomplished using the min-diffs method with the DNNDK framework using only samples from the training set. The quantization only affected the truncated bits and did not retrain the weights of the other parts of the network.
A. Detection Quality

Our retrained network with floating point weights achieved 96% mAP on the validation set using the default PASCAL VOC metrics [17]. The VOC2007 metrics specifies that the intersection over union (IoU) of the detection and the ground truth must be larger than 0.5 to be counted as a successful detection. After quantization of weights as 8-bit integers (int8) weights, the accuracy dropped to about 92% mAP with NMS threshold set to 0.5.

As shown in Figure 3, the network was able to detect crops with different sizes at different growth stages over the span of 10 weeks in the dataset. High accuracy was achieved even for cases where the source images were underexposed. Common detection errors (Figure 4) included duplicates and missing detection, especially when calibration panels were involved. We theorize that this may be caused by the small number of panels originally presented in the training dataset.

B. Performance & Power

Table I summarizes the performance and power consumption of our FPGA implementation. Latency, throughput, and power measurements are defined as follow:

Latency was obtained by measuring the end-to-end delay of processing 1 image by the 2 stages of our processing pipeline. The first stage of this processing pipeline was responsible for pre-processing the input images, which included resizing and quantizing the input images from $848 \times 565$ to $416 \times 416$ for inference. In the second stage, inference and post-processing of the results, including NMS computation were performed. Processing latency for each of the image in the dataset were measured and the average value is reported here. Throughput was obtained by dividing the size of the image dataset (1248 images) by the total time required to perform inference on the dataset. Power consumption values were obtained from the on board INA226 power IC. We monitored the current drawn from the power rails to obtain the average power over a 10s interval.

Two different hardware/software setups were experimented. In the low-latency setup, a single processing pipeline was used in the host software. In the high-throughtput setup, 3 processing pipelines executing as parallel threads on the host CPU were used. As controlled by the runtime environment, 1 DPU was activated in the low-latency setup and 3 DPUs were activated in the high-throughput setup.

The results in Table I indicate that the lowest processing latency was achieved when a single processing pipeline was used. Highest throughput was achieved when 3 processing pipelines were used, which caused all 3 available DPUs to be activated. However, the increased I/O contention, as indicated by underutilized DPUs, also resulted in increased per-image processing latency.

C. Comparison with Embedded CPU & GPU

In this section we compare the performance of the network against an embedded GPU platform and the embedded ARM CPU on the FPGA. The Jetson TX2 is an embedded GPU platform that integrates a quad-core ARM Cortex-A57 CPU with a 256-core NVIDIA Pascal GPU fabricated using TSMC 16nm technology [18]. We ran the customized floating-point YOLOv3 network using the Jetson TX2 GPU and the Darknet framework [16] with CUDA and cuDNN support. For the embedded CPU only case, we compiled Darknet with OpenMP support. In all cases we set the batch size to 1.

As shown in Table I, while the the floating point inference on GPU results in the best accuracy, the quantized implementations on FPGA result in the best inference latency and throughput. The FPGA setup achieves the highest power efficiency, reaching 1.6 fps/W or 0.624 J/frame, which is 6.85 times higher than the embedded GPU solution. On the other hand, the embedded GPU has the lowest power consumption, both when idle and during inference.

We also tested with larger batch sizes on the Jetson TX2, and only observed a minimal throughput increase. At a batch size of 3, the setup achieved a latency of 0.65 s, throughput of 4.92 fps and drew 12.78 W of power.

IV. EXPERIMENTAL RESULTS

V. CONCLUSION AND FUTURE WORK

This work presents the feasibility to use FPGA-based machine learning solution for object detection in precision agriculture. After quantization, the network experience a slight accuracy drop but offers performance comparable to using GPU accelerated solution. The low and consistent latency also benefits real-time robot control. Our FPGA implementation achieved 6.8 times better power-efficiency than our embedded GPU solution. This translates to longer operation time on field robots.

The FPGA-based solution is more suitable for use in harsh conditions in farmlands, where extreme temperature and humidity may arise throughout the growing season. Its high power-efficiency allows intelligent data processing at the edge, which significantly improves response time and reliability of the field robot in harsh environment with unreliable network coverage. The Linux OS running on the ARM processor cores enables easy integration with existing robot parts.

Timing analysis of our current implementation suggests that software resizing of larger images will become the system bottleneck. Therefore in the future, we plan to integrate image preprocessing steps with our hardware inference engine for acceleration. We also plan to explore the accuracy and speed trade-offs using different object detection networks, and will explore dropout and data augmentation to reduce overfitting.

ACKNOWLEDGMENT

We would like to thank Dr. Asher Bender and Prof. Salah Sukkarieh of Australian Centre for Field Robotics for the comprehensive Ladybird Cobbitty 2017 Brassica Dataset. This work was supported in part by the HKU-USydney Strategic Partnership Fund and by the HKU Undergraduate Research Fellowship Programme.
Fig. 3. Examples of successful detection with detection bounding boxes overlay on the original image. Images are brightened for presentation clarity.

Fig. 4. Examples of failed detection. Images are brightened for presentation clarity.

TABLE I

<table>
<thead>
<tr>
<th>Unit</th>
<th>FPGA (1 pipeline)</th>
<th>FPGA (3 pipelines)</th>
<th>CPU</th>
<th>GPU</th>
</tr>
</thead>
<tbody>
<tr>
<td>Latency (Total)</td>
<td>ms 136.86</td>
<td>160.68</td>
<td>$27.09 \times 10^3$</td>
<td>274.53</td>
</tr>
<tr>
<td>$\triangleright$ pre-process</td>
<td>ms 68.45</td>
<td>74.90</td>
<td>220.49</td>
<td>36.35</td>
</tr>
<tr>
<td>$\triangleright$ inference</td>
<td>ms 68.41</td>
<td>85.78</td>
<td>$27.08 \times 10^3$</td>
<td>238.18</td>
</tr>
<tr>
<td>Throughput</td>
<td>fps 14.48</td>
<td>28.48</td>
<td>$36.92 \times 10^{-3}$</td>
<td>4.16</td>
</tr>
<tr>
<td>Power (Load)</td>
<td>W 12.43</td>
<td>17.78</td>
<td>7.71</td>
<td>10.71</td>
</tr>
<tr>
<td>Power Efficiency</td>
<td>fps/W 1.16</td>
<td>1.60</td>
<td>$4.79 \times 10^{-3}$</td>
<td>$388.42 \times 10^{-3}$</td>
</tr>
</tbody>
</table>
REFERENCES


